

# 800 mA 2.5 MHz, high efficiency dual mode buck-boost DC-DC converter

Datasheet - production data



Flip Chip 20 (2.1 x 1.8 mm)

#### **Features**

- Operating input voltage range from 2.4 V to 5.5 V
- ± 2% output voltage tolerance over process and temperature variations
- Bypass power save function
- Selectable output voltage with dedicated VSEL pin
- Very fast line and load transients
- 2.5 MHz switching frequency
- · Power save mode (PS) at light load
- Typical efficiency higher than 90%
- 50 μA max. quiescent current
- Flip Chip 20 bumps 0.4 mm pitch 2.1 x 1.8 mm

· Cellular phones

### Description

The STBB2 is a fixed frequency, high efficiency, buck-boost DC-DC converter which provides output voltages from 1.2 V to 4.5 V starting from input voltage from 2.4 V to 5.5 V. The device can operate with input voltages higher than, equal to, or lower than the output voltage making the product suitable for single Li-Ion, multi-cell alkaline or NiMH applications where the output voltage is within the battery voltage range. The low-R<sub>DS(on)</sub> N-channel and P-channel MOSFET switches are integrated and help to achieve high efficiency. The MODE pin allows the selection between auto mode and forced PWM mode, taking advantage from either lower power consumption or best dynamic performance. The bypass function allows the battery power saving. In this operating mode, the high-side switches are turned on so that the output voltage is equal to the input voltage; in this condition the current consumption is reduced to a maximum of 5 µA. The device also includes soft-start control, thermal shutdown, and current limit. The STBB2 is packaged in Flip Chip 20 bumps with 0.4 mm pitch.

## **Applications**

Memory card supply

**Table 1. Device summary** 

Order codes	Markings	Packaging	Output voltages
STBB2JAD-R	BB2	Tape and reel	Adjustable
STBB2J29-R	B229	Tape and reel	2.9 V / 3.4 V
STBB2J30-R	B230	Tape and reel	3.0 V / 3.3 V

Contents STBB2

## **Contents**

1	App	oplication schematic 3				
2	Bloc	Block diagram 4				
3	Abso	olute maximum ratings5				
4	Pin o	configuration				
5	Elec	trical characteristics8				
6	Турі	cal performance characteristics10				
7	Gen	eral description				
	7.1	Dual mode operation				
	7.2	Enable pin				
	7.3	Bypass operation				
	7.4	VSEL pin operation				
	7.5	Protection features				
		7.5.1 Soft-start and short-circuit				
		7.5.2 Undervoltage lockout				
		7.5.3 Overtemperature protection				
8	App	lication information				
	8.1	Programming the output voltage				
	8.2	Inductor selection				
	8.3	Input and output capacitor selection				
	8.4	Layout guidelines				
	8.5	Product evaluation board				
	8.6	Thermal consideration				
9	Pack	kage mechanical data				
10	Revi	sion history				

## 1 Application schematic

Figure 1. Application schematic for fixed version





Figure 2. Application schematic for adjustable version



**Table 2. Typical external components** 

Component	Manufacturer Part number Value		Size		
C1	Murata	GRM188R60J106M	- 10 μF	0603	
Ci	TDK-EPC	C1608X5R0J106M	ΙΟ μΕ		
C2	Murata	GRM188R61C105K	1 μF	0603	
C3, C4	Murata	GRM188R60J106M	10 μF	0603	
03, 04	TDK-EPC	C1608X5R0J106M	ΙΟ μΕ		
	Murata	LQH3NPN1R0NM0		3 x 3 x 1.4 mm	
L <sup>(1)</sup>	Coilcraft	LPS3015-102ML	1.0 µH	3.0 x 3.0 x 1.5 mm	
	TDK-EPC	VLS252010ET1R0N		2.5 x 2 x 1 mm	
R1	Depending on the output voltage, 0 $\Omega$ for fixed output version				
R2	Depending on the output voltage, not used for fixed output version				

Inductor used for the maximum power capability. Optimized choice can be made according to the application conditions (see Section 8).

Note: All the above components refer to a typical application. Operation of the device is not limited to the choice of these external components.



Block diagram STBB2

## 2 Block diagram

Figure 3. Block diagram adjustable

VINA1

VINA1

VINA1

VINA1

SW2

VOUT

VOUT

VINA

Gate driver

LOGIC CONTROL

SHUTT DOWN

EN OSC

GATE ONTROL

SHUTT DOWN


FB Burst Control 2

SW2

VOUT

V

FB Burst Loogic CONTROL SHUT DOWN MODE Soft-start Soft-start Service Service Soft-start Soft-start Service Ser



## 3 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
VIN, VINA, VINA1	Supply voltage	-0.3 to 7.0	V	
SW1,SW2	Switching nodes	-0.3 to 7.0	V	
VOUT	Output voltage	-0.3 to 7.0	V	
MODE, EN, BP, VSEL	Logic pins	-0.3 to 7.0	V	
FB	Feedback pin	-0.3 to 6.0	V	
ESD	Human body model	± 2000	V	
ESD	Charged device model	± 500	V	
T <sub>AMB</sub> Operating ambient temperature		-40 to 85	°C	
T <sub>J</sub> Maximum operating junction temperature		150	°C	
T <sub>STG</sub>	Storage temperature	-65 to 150	°C	

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJA</sub>	R <sub>thJA</sub> Thermal resistance junction-ambient		°C/W

1. PCB condition: JEDEC standard 2s2P(4-layer).

Pin configuration STBB2

## 4 Pin configuration

Figure 5. Pin connections (top view)




Table 5. Pin description

Pin name	Pin n°	Description	
VOUT	E1, E2	Output voltage.	
SW2	D1, D2	Switch pin - internal switches C and D are connected to this pin. Connect inductor between SW1 to SW2.	
PGND	C1, C2	Power ground.	
SW1	B1, B2	Switch pin - internal switches A and B are connected to this pin. Connect inductor between SW1 and SW2.	
EN	A4	Enable pin. Connect this pin to GND or a voltage lower than 0.4 V to shut down the IC. A voltage higher than 1.2 V is required to enable the IC. Do not leave this pin floating.	
MODE	C4	When in normal operation, the MODE pin selects between auto mode and forced PWM mode. If the MODE pin is low, the STBB2 automatically switches between pulse-skipping and standard PWM according to the load level. If the MODE pin is pulled high, the STBB always works in PWM mode. Do not leave this pin floating.	
VINA	А3	Supply voltage for control stage.	
VINA1	ВЗ	A 100 $\Omega$ resistor is internally connected between VIN and VINA1. Connecting a 1 $\mu$ F capacitor between VINA1 and GND.	
VIN	A1, A2	Power input voltage. Connect a ceramic bypass capacitor (10 µF min.) between this pin and PGND.	
GND	C3, D3, E4	Signal ground.	
FB	E3	Feedback voltage. For the fixed version this pin must be connected to V <sub>OUT</sub> .	

STBB2 Pin configuration

Table 5. Pin description (continued)

Pin name	Pin n°	Description	
BP	BP Bypass mode selection. When EN is high, connecting this pin to a voltage higher V, the device works in bypass mode. A voltage lower than 0.4 V is required to di bypass mode. In bypass mode VIN is shorted to V <sub>OUT</sub> through internal switches leave this pin floating.		
VSEL	D4	Selection of output voltage for fixed versions (0 $V_{OUT}$ = 2.9 V / 1 $V_{OUT}$ = 3.4 V), (0 $V_{OUT}$ = 3.0 V / 1 $V_{OUT}$ = 3.3 V). This feature is not present in the adjustable version where the VSEL pin must be connected to VINA. Do not leave this pin floating.	

Electrical characteristics STBB2

## 5 Electrical characteristics

- 40 °C < T<sub>A</sub> < 85 °C, V<sub>IN</sub> = 3.6 V; V<sub>OUT</sub> = 3.4 V, V<sub>EN</sub> = V<sub>IN</sub>, V<sub>BP</sub> = 0 V; typical values are at T<sub>A</sub> = 25 °C, unless otherwise specified.

**Table 6. Electrical characteristics** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
General section							
$V_{IN}$	Operating power input voltage range		2.4		5.5	V	
	Shutdown mode	V <sub>EN</sub> = 0 V		0.5	2	μΑ	
	Pulse-skipping	$I_{OUT} = 0 A, V_{MODE} = 0$		35	50	μΑ	
$I_q$	PWM mode	I <sub>OUT</sub> = 0 A, V <sub>MODE</sub> = V <sub>IN</sub>		8	10	mA	
	Bypass mode	$V_{BP} = V_{IN}; I_{OUT} = 0 A;$ $V_{MODE} = 0, V_{IN} = 2.4 \text{ to } 5.5 \text{ V}$		5	10	μA	
V	Lindanyoltaga lackaut throshold	$V_{IN}$ rising; $V_{MODE} = V_{IN}$ ; $I_{OUT} = 100 \text{ mA}$		2.1	2.35	V	
V <sub>UVLO</sub>	Undervoltage lockout threshold	$V_{IN}$ falling; $V_{MODE} = V_{IN}$ ; $I_{OUT} = 100 \text{ mA}$		1.8	2.1	V	
f <sub>SW</sub>	Switching frequency		2	2.5	3	MHz	
I <sub>OUT</sub>	Continuous output current (1)	2.5 V ≤ V <sub>IN</sub> ≤ 5.5 V	800			mA	
I <sub>PK</sub>	Switch current limitation		2.4	2.5	2.7	Α	
	PS to PWM transition			300		A	
I <sub>PS-PWM</sub>	PWM to PS transition			280		- mA	
		I <sub>OUT</sub> =1 0 mA (PS mode)		85			
		I <sub>OUT</sub> = 50 mA (PS mode)		90			
h	Efficiency	I <sub>OUT</sub> = 150 mA (PWM)		90		%	
11	$(V_{IN} = 3.6 \text{ V}; V_{OUT} = 3.4 \text{ V})$	I <sub>OUT</sub> = 250 mA (PWM)		91		70	
		I <sub>OUT</sub> = 500 mA (PWM)		92			
		I <sub>OUT</sub> = 800 mA (PWM)		92			
T <sub>ON</sub>	Turn-on time (2)	V <sub>EN</sub> from low to high; I <sub>OUT</sub> = 10 mA		260	300	μs	
т	Thermal shutdown			150		°C	
T <sub>SHDN</sub>	Hysteresis			20		°C	
Output vo	oltage		•				
V <sub>OUT</sub>	Output voltage range		1.2		4.5	V	

Table 6. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	Output voltage accuracy in PWM mode	$V_{IN}$ = 2.5 to 5.5 V, $V_{MODE}$ = $V_{IN}$ $V_{SEL}$ = GND/ $V_{IN}$	-1.5		+1.5	%
%V <sub>OUT</sub>	Output voltage accuracy in power save mode	$V_{IN}$ = 2.5 to 5.5 V, $V_{MODE}$ = GND $V_{SEL}$ = GND/ $V_{IN}$ suitable output current to keep PS operation	-3		+3	%
V <sub>FB</sub>	Feedback voltage accuracy	Adjustable version	493	500	507	mV
%V <sub>OUT</sub>	Maximum load regulation	I <sub>LOAD</sub> = from 10 mA to 800 mA		±0.5		%
V <sub>OPP-PS</sub>	Peak-to-peak ripple in PS mode	I <sub>OUT</sub> = 100 mA		130		mV
I <sub>LKFB</sub>	FB pin leakage current	V <sub>FB</sub> = 5.5 V			9	μA
Logic inp	uts					
V <sub>IL</sub>	Low-level input voltage (EN, MODE, BP, VSEL pins)				0.4	V
V <sub>IH</sub>	High-level input voltage (EN, MODE, BP, VSEL pins)		1.2			V
I <sub>LK-I</sub>	Input leakage current (EN, MODE, BP, VSEL pins)	V <sub>EN</sub> =V <sub>MODE</sub> =V <sub>BP</sub> =V <sub>SEL</sub> = 5.5 V		0.01	1	μΑ
Power sw	Power switches					
D	P-channel on-resistance			130	350	mΩ
R <sub>DS(on)</sub>	N-channel on-resistance			130	350	mΩ
I <sub>LKG-P</sub>	P-channel leakage current	$V_{IN} = V_{OUT} = 5.5 \text{ V}; V_{EN} = 0$			1	μΑ
I <sub>LKG-N</sub>	N-channel leakage current	$V_{SW1} = V_{SW2} = 5.5 \text{ V}; V_{EN} = 0$			1	μΑ

Not tested in production. This value is guaranteed by correlation with R<sub>DS(on)</sub>, peak current limit and operating input voltage.


<sup>2.</sup> Not tested in production.

## **6** Typical performance characteristics

Table 7. Table of graphs

	Table 11 Table 01 graphs	
Maximum output current	vs. input voltage	Figure 5
	vs. output current (power save enabled, V <sub>IN</sub> = 2.5 V, 3.6 V, 4.5 V/V <sub>OUT</sub> = 3.4 V)	Figure 6
	vs. output current (power save disabled, $V_{OUT}$ = 2.5 V, 3.6 V, 4.5 V/ $V_{OUT}$ = 3.4 V)	Figure 7
	vs. output current (power save enabled, V <sub>IN</sub> = 2.5 V, 3.6 V, 4.5 V/V <sub>OUT</sub> = 2.9 V)	Figure 8
Efficiency	vs. output current (power save disabled, $V_{OUT}$ = 2.5 V, 3.6 V, 4.5 V/ $V_{OUT}$ = 2.9 V)	
	vs. input voltage power save enabled, $V_{OUT}$ = 3.4 V, $I_{OUT}$ = (10; 50; 150; 500; 800 mA)	Figure 10
	vs. input voltage power save disabled, $V_{OUT}$ = 3.4 V, $I_{OUT}$ = (10; 500; 1000; 2000 mA)	Figure 12
	vs. output current (PWM/Auto mode)	Figure 13
	Load transient response V <sub>IN</sub> < V <sub>OUT</sub>	Figure 14
	Load transient response V <sub>IN</sub> > V <sub>OUT</sub>	Figure 15
Waveforms	Line transient response (V <sub>OUT</sub> = 3.3 V, I <sub>OUT</sub> = 1500 mA)	Figure 16
	Startup after enable (V <sub>OUT</sub> = 3.3 V, V <sub>IN</sub> = 2.4 V, I <sub>OUT</sub> = 300 mA)	Figure 17
	Startup after enable (V <sub>OUT</sub> = 3.3 V, V <sub>IN</sub> = 4.2 V, I <sub>OUT</sub> = 300 mA)	Figure 18

Figure 6. Maximum output current vs. input voltage



10/25 DocID022745 Rev 9




Figure 7. Efficiency vs. output current (power save mode enabled  $V_{OUT} = 3.4 \text{ V}$ )







Figure 9. Efficiency vs. output current (power save mode enabled  $V_{OUT} = 2.9 \text{ V}$ ) 90 80 70 60 % V<sub>OUT</sub> = 2.9 V 50 畕 40 30 Vin = 2.5V20 Vin = 3.6V Power save mode enabled 10 Vin = 4.5V 0 1 10 100 1000  $I_{\text{OUT}}[\text{mA}]$ 


100 90 80 70  $V_{OUT} = 2.9 V$ 60 % 50 Εŧ 40 30 Vin=2.5V 20 Vin=3.6V 10 Power save mode disabled Vin=4.5V 0 10 100 1000  $I_{OUT}[mA]$ 

Figure 10. Efficiency vs. output current (power save mode disabled  $V_{OUT} = 2.9 \text{ V}$ )












Figure 13. Efficiency vs. output current (PWM / auto mode)









Figure 15.  $V_{IN}$  = 4.2 V,  $V_{OUT}$  = 3.4 V,  $I_{OUT}$  = from 80 mA to 1100 mA





Input Voltage 400 mV/div, Offset = 3.6 V Output voltage 20 mV/div Timebase 1 msec

Figure 16.  $V_{IN}$  = from 3.6 V to 4 V,  $V_{OUT}$  = 3.4 V,  $I_{OUT}$  = 300 mA









STBB2 General description

## 7 General description

The STBB2 is a high efficiency dual mode buck-boost switch mode converter. Thanks to the 4 internal switches, 2 P-channels and 2 N-channels, it is able to deliver a well-regulated output voltage using a variable input voltage which can be higher than, equal to, or lower than the desired output voltage. This solves most of the power supply problems that circuit designers face when dealing with battery powered equipment.

The controller uses an average current mode technique in order to obtain good stability in all possible conditions of input voltage, output voltage and output current. In addition, the peak inductor current is monitored to avoid saturation of the coil.

The STBB2 can work in two different modes: PWM mode or power save mode. In the first case, the device operates with a fixed oscillator frequency in all line/load conditions. This is the suitable condition to obtain the maximum dynamic performance. In the second case the device operates in burst mode allowing a drastic reduction of the power consumption.

Top-class line and load transients are achieved thanks to a feed-forward technique and due to the innovative control method specifically designed to optimize the performance in the buck-boost region where input voltage is very close to the output voltage.

The STBB2 is self-protected from short-circuit and overtemperature. Undervoltage lockout and soft-start guarantee proper operation during startup.

Input voltage and ground connections are split into power and signal pins. This allows reduction of internal disturbances when the 4 internal switches are working. The switch bridge is connected between the  $V_{\text{IN}}$  and PGND pins while all logic blocks are connected between  $V_{\text{INA}}$  and GND.

### 7.1 Dual mode operation

The STBB2 works at fixed frequency pulse width modulation (PWM) or in power save mode (PS) according to the different operating conditions. If the MODE pin is pulled high the device works at fixed frequency pulse width modulation (PWM) even at light or no load. In this condition, the STBB2 provides the best dynamic performance. If the MODE pin is logic low, the STBB2 operation changes according to the average input current handled by the device. At low average current the STBB2 is in PS mode allowing very low power consumption and therefore obtaining very good efficiency event at light load. When the average current increases, the device automatically switches to fixed switching frequency mode in order to deliver the power needed by the load. In PS mode the STBB2 implements a burst mode operation: if the output voltage increases above its nominal value the device stops switching; as soon the V<sub>OUT</sub> falls below the nominal value the device restarts switching.

### 7.2 Enable pin

The device turns on when the EN pin is pulled high. If the EN pin is low the device goes to shutdown mode and all internal blocks are turned off. In shutdown mode the load is electrically disconnected from the input to avoid unwanted current leakage from the input to the load and the current drawn from the battery is lower than 1  $\mu$ A in the whole temperature range.

General description STBB2

## 7.3 Bypass operation

In bypass mode the output is connected directly to the battery by two P-channels and the inductor. The bypass function has been implemented in order to save energy when the application is in idle mode. At light load condition, the device can be in bypass mode to reduce the current drained from the battery. In bypass mode the quiescent current is around 5  $\mu$ A. Without bypass function, the buck-boost works in pulse-skipping mode with around 50  $\mu$ A of current consumption. The device can be placed in bypass mode by the BYP pin.

EN	ВР	MODE	Status
0	0	0	Shutdown
0	0	1	Shutdown
0	1	0	Shutdown
0	1	1	Shutdown
1	0	0	Auto mode
1	0	1	PWM mode
1	1	0	Bypass
1	1	1	Bypass

Table 8. Bypass and enable matrix

### 7.4 VSEL pin operation

For the fixed output voltage version, the FB pin must be connected to the  $V_{OUT}$  pin. Fixed output voltage versions have two different output voltages programmed internally which are selected by programming high or low at VSEL. The higher output voltage is selected by programming VSEL high and the lower output voltage is selected by programming VSEL low. This feature is not present in the adjustable version, where the VSEL pin must be connected to  $V_{\text{INA}}$ .

P/N	V <sub>SEL</sub>	V <sub>OUT</sub>
STBB2J-29	Low	2.9 V
	High	3.4 V
STBB2J-30	Low	3.0 V
	High	3.3 V

Table 9. Output selection

STBB2 General description

#### 7.5 Protection features

#### 7.5.1 Soft-start and short-circuit

After the EN pin is pulled high, the device initiates the start-up phase. The average current limit is set to 400 mA at the beginning and is gradually increased while the output voltage increases. As soon as the output voltage reaches 1.0 V, the average current limit is set to its nominal value.

This method allows a current limit proportional to the output voltage. If there is a short in the  $V_{OUT}$  pin, the output current does not exceed 400 mA. This process is not handled by a timer so the device is also able to start up even with large capacitive loads.

### 7.5.2 Undervoltage lockout

The undervoltage lockout function prevents improper operation of the STBB2 when the input voltage is not high enough. When the input voltage is below the VUVLO threshold, the device is in shutdown mode. The hysteresis of 100 mV prevents unstable operation when the input voltage is close to the UVLO threshold.

### 7.5.3 Overtemperature protection

An internal temperature sensor continuously monitors the IC junction temperature. If the IC temperature exceeds 150 °C (typ.), the device stops operating. As soon as the temperature falls below 130 °C (typ.), normal operation is restored.

#### **Application information** 8

#### 8.1 Programming the output voltage

The STBB2 is available in two versions: fixed output voltage and adjustable output voltage.

In the first case the device integrates the resistor divider needed to set the correct output voltage and the FB pin must be connected directly to  $V_{\mbox{OUT}}$ . For the fixed version, two different output voltages, programmed internally by the VSEL pin, can be selected. For the adjustable version, the VSEL pin must be connected to  $V_{\text{IN}}$ . The resistor divider must be connected between V<sub>OUT</sub> and GND and the middle point of the divider must be connected to FB as shown in Figure 19.

#### **Equation 1**

$$R1 = R2 \times \left( \frac{V_{OUT}}{V_{FB}} - 1 \right)$$

MN MN VOUT A3 MNA STBB2 C3 C4 **B3** E3 A4 B4 ВР C4 MODE GND GND

Figure 19. Adjustable output voltage

A suggested value for R2 is 100 k $\Omega$ . To reduce the power consumption a maximum value of 500 k $\Omega$  can be used.

#### 8.2 Inductor selection

The inductor is the key passive component for switching converters. With a buck-boost device, the inductor selection must take into consideration the following two conditions in which the converter works:

- as buck at the maximum operative input voltage of the application
- as a boost at the minimum operative input voltage of the application

Two critical inductance values are then obtained according to the following formulas:

#### **Equation 2**

$$L_{MIN - BUCK} = \frac{VOUT \times (VIN_{MAX} - VOUT)}{VIN_{MAX} \times fs \times \Delta I_{L}}$$

#### **Equation 3**

$$\mathsf{L}_{\mathsf{MIN}\,\mathsf{-BOOST}} \ = \frac{\mathsf{VIN}_{\,\mathsf{MIN}}\,\times(\mathsf{VOUT}\ - \mathsf{VIN}_{\,\mathsf{MIN}}\,)}{\mathsf{VOUT}\ \times \mathsf{fs} \times \Delta \mathsf{I}_{\,\mathsf{L}}}$$

where fs is the minimum value of the switching frequency and  $\Delta I_L$  is the peak-to-peak inductor ripple current. The peak-to-peak ripple can be set at 10% or 20% of the output current.

The minimum inductor value for the application is the highest between *Equation 2* and *Equation 3*. In addition to the inductance value, the maximum current, which the inductor can handle, must be calculated in order to avoid saturation.

#### **Equation 4**

$$I_{PEAK-BUCK} = (I_{OUT} \ / \ \eta) + \frac{VOUT \times (VIN_{MAX} - VOUT)}{2 \times VIN_{MAX} \times fs \times L}$$

#### **Equation 5**

$$I_{PEAK-BOOST} = \frac{VOUT \times I_{OUT}}{\eta \times VIN_{MIN}} + \frac{VIN_{MIN} \times (VOUT - VIN_{MIN})}{2 \times VOUT \times fs \times L}$$

where  $\eta$  is the estimated efficiency. The maximum of the two above values must be considered when the inductor is selected.

### 8.3 Input and output capacitor selection

It is recommended ceramic capacitors to be used with low ESR as input and output capacitors in order to filter any disturbance present in the input line and to obtain stable operation.

Minimum values of 10  $\mu$ F for both capacitors are needed to achieve good behavior of the device. The input capacitor must be placed as closer as possible to the device.

## 8.4 Layout guidelines


Due to the high switching frequency and peak current, the layout is an important design step for all switching power supplies. If the layout is not fulfilled carefully, important parameters such as efficiency and output voltage ripple may be compromised.

Short and wide traces must be implemented for main current and for power ground paths. The input capacitor must be placed as closer as possible to the device pins as well as the inductor and output capacitor.

The feedback pin (FB) is a high impedance node, so the interference can be minimized by placing the routing of the feedback node as far as possible from the high current paths. A common ground node minimizes ground noise.

### 8.5 Product evaluation board

Figure 20. Assembly layer






Figure 22. Bottom layer

### 8.6 Thermal consideration

To enhance the thermal performance, the power dissipation capability of the PCB design can be improved by traces as wider as possible. The maximum recommended junction temperature ( $T_J$ ) of the devices is 125 °C. The junction ambient thermal resistance of this 20-pin Flip Chip package is 80 °C/W, if all pins are soldered.

To the maximum ambient temperature  $T_A = 85$  °C the maximum power dissipated inside the package is given by:

#### **Equation 6**

 $P_{DISS\_MAX} = (T_{JMAX} - T_{AMAX}) / R_{JA} = (125 - 85) / 80 = 500 \text{ mW}$ 

## 9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.




Figure 23. Flip Chip 20 (2.1 x 1.8 mm) package dimensions

Table 10. Flip Chip 20 (2.1 x 1.8 mm) mechanical data

Dim.	mm		
	Min.	Тур.	Max.
А	0.52	0.56	0.60
A1	0.17		0.23
A2	0.35	0.36	0.37
b	0.23	0.25	0.29
D	2.03	2.06	2.09
D1		1.6	
Е	1.71	1.74	1.77
E1		1.2	
е		0.40	
SE		0.20	
fD		0.23	
fE		0.27	
ccc		0.075	

Revision history STBB2

## 10 Revision history

**Table 11. Document revision history** 

Date	Revision	Changes	
27-Jan-2012	1	First release.	
27-Mar-2012	2	Datasheet promoted from preliminary data to production data.  Removed: order code STBB2J28-R <i>Table 1 on page 1</i> .	
09-May-2012	3	Modified: marking BB2 <i>Table 1 on page 1</i> , description pin B4 and D4 <i>Table 5 on page 6</i> .	
26-Jul-2012	4	Modified: C2 value <i>Table 2 on page 3</i> . Updated: <i>Figure 20, Figure 21</i> and <i>Figure 22 on page 21</i> .	
19-Sep-2012	5	Modified: Figure 2 on page 3.	
06-Mar-2013	6	Added: new order code STBB2J33-R Table 1 on page 1.	
17-Dec-2013	7	Changed order code from the STBB2J33-R to the STBB2J30-R in <i>Table 1: Device summary</i> and in <i>Table 9: Output selection</i> .  Changed V <sub>OPP-PS</sub> typ. value from 100 to 130 in <i>Table 6: Electrical characteristics</i> .  Minor text changes.	
20-Jan-2014	8	Updated mechanical data.	
12-Feb-2014	9	Updated <i>Features</i> and <i>Description</i> in cover page. Changed typ. and max. values of V <sub>UVLO</sub> parameter in <i>Table 6</i> . Changed V <sub>IN</sub> min. value in <i>Table 6</i> . Changed V <sub>IN</sub> test conditions of I <sub>q</sub> parameter in <i>Table 6</i> . Changed I <sub>PK</sub> min. value in <i>Table 6</i> . Updated <i>Table 7</i> .	

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

